loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
1999 17TH IEEE VLSI Test Symposium
From Design-for-Test to Design-for-Debug-and-Test: Analysis of Requirements and Limitations for 1149.1
San Diego, California
April 26-April 30
ISBN: 0-7695-0146-X
Gustavo R. Alves, ISEP / DEE and FEUP / DEEC
J.M. Martins Ferreira, FEUP / DEEC
The increasing complexity of VLSI circuits and the reduced accessibility of modern packaging and mounting technologies restrict the usefulness of conventional in-circuit debugging tools, such as in-circuit emulators for microprocessors and microcontrollers. However, this same trend enables the development of more complex products, which in turn require more powerful debugging tools. These conflicting demands could be met if the standard scan test infrastructures now common in most complex components were able to match the debugging requirements of design verification and prototype validation. This paper analyses the main debug requirements in the design of microprocessor-based applications and the feasibility of their implementation using the mandatory, optional and additional operating modes of the standard IEEE 1149.1 test infrastructure.
Citation:
Gustavo R. Alves, J.M. Martins Ferreira, "From Design-for-Test to Design-for-Debug-and-Test: Analysis of Requirements and Limitations for 1149.1," vts, pp.473, 1999 17TH IEEE VLSI Test Symposium, 1999
Usage of this product signifies your acceptance of the Terms of Use.