loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
1999 17TH IEEE VLSI Test Symposium
Efficient Test Generation for Transient Testing of Analog Circuits Using Partial Numerical Simulation
San Diego, California
April 26-April 30
ISBN: 0-7695-0146-X
Pramodchandran N. Variyam, Georgia Institute of Technology
Junwei Hou, Georgia Institute of Technology
Abhijit Chatterjee, Georgia Institute of Technology
Dynamic transient tests can give better parametric and catastrophic fault coverage than both static DC and frequency domain AC tests in minimum test time. However, determination of optimum transient tests is a complex search problem. Previous researchers have used accurate but computationally expensive fault simulation to guide the search for the optimum transient tests. In this paper, we propose to use partial numerical simulation to guide the search for the optimum input test stimulus. The proposed method dynamically adjusts the number of Newton Raphson iterations and transient simulation time steps to perform fast test generation without sacrificing the test quality (fault coverage). This heuristic relies on the observation that although partial numerical circuit simulation may be inaccurate for determining the exact faulty circuit response to an applied test stimulus, it can determine very well how one test stimulus performs relative to another in detecting a fault. Simulation studies show that test generation using partial numerical simulation can generate high quality tests much faster compared to test generation methods based on accurate simulation without compromising test quality.
Citation:
Pramodchandran N. Variyam, Junwei Hou, Abhijit Chatterjee, "Efficient Test Generation for Transient Testing of Analog Circuits Using Partial Numerical Simulation," vts, pp.214, 1999 17TH IEEE VLSI Test Symposium, 1999
Usage of this product signifies your acceptance of the Terms of Use.