loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
1999 17TH IEEE VLSI Test Symposium
Implication and Evaluation Techniques for Proving Fault Equivalence
San Diego, California
April 26-April 30
ISBN: 0-7695-0146-X
M. Enamul Amyeen, Purdue University
W. Kent Fuchs, Purdue University
Irith Pomeranz, University of Iowa
Vamsi Boppana, Fujitsu Labs of America
Efficient identification of fault equivalence is essential for the completeness and efficiency of diagnostic test pattern generation. In this paper, we present new techniques to prove diagnostic fault equivalence. The techniques are based on implication of the faulty values, and functional evaluation at the dominator gate of the fault sites. The experimental results for all ISCAS85 circuits and full scan versions of ISCAS89 circuits show significant improvement compared to previously proposed techniques in both the number of equivalent pairs identified and the time to prove equivalence.
Citation:
M. Enamul Amyeen, W. Kent Fuchs, Irith Pomeranz, Vamsi Boppana, "Implication and Evaluation Techniques for Proving Fault Equivalence," vts, pp.201, 1999 17TH IEEE VLSI Test Symposium, 1999
Usage of this product signifies your acceptance of the Terms of Use.