loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
1999 17TH IEEE VLSI Test Symposium
Partial Scan Using Multi-Hop State Reachability Analysis
San Diego, California
April 26-April 30
ISBN: 0-7695-0146-X
Sameer Sharma, Rutgers University
Michael S. Hsiao, Rutgers University
Sequential test generators fail to yield tests for some stuck-at-faults because they are unable to reach certain states necessary for exciting/propagating these target faults. Adding scan to the circuit increases reachability of these hard- to-reach and/or previously unreachable states. In this paper, we postulated that fewer scan ip- ops are needed to make these states reachable. The states necessary for detecting the hard-to-detect faults, when reached, will facilitate reaching other hard-to-reach states in one or more hops by the sequential test generator, resulting in significantly higher fault coverage. We collect information on the hard-to-reach, aborted, and easy states in our analysis. Results from our approach have indicated that higher fault coverage can be achieved with significantly fewer scan ip- ops for some circuits.
Citation:
Sameer Sharma, Michael S. Hsiao, "Partial Scan Using Multi-Hop State Reachability Analysis," vts, pp.121, 1999 17TH IEEE VLSI Test Symposium, 1999
Usage of this product signifies your acceptance of the Terms of Use.