loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
1999 17TH IEEE VLSI Test Symposium
Test Generation for Ground Bounce in Internal Logic Circuitry
San Diego, California
April 26-April 30
ISBN: 0-7695-0146-X
Yi-Shing Chang, University of Southern California
Sandeep K. Gupta, University of Southern California
Melvin A. Breuer, University of Southern California
Ground bounce in internal circuitry is becoming an important design validation and test issue. In this paper a new circuit model for ground bounce in internal circuitry is proposed. Based on this model an algorithm for generating test patterns that maximize ground bounce in combinational logic is presented. Our algorithm is also applicable to other test problems such as delay testing in the presence of excessive ground bounce.
Citation:
Yi-Shing Chang, Sandeep K. Gupta, Melvin A. Breuer, "Test Generation for Ground Bounce in Internal Logic Circuitry," vts, pp.95, 1999 17TH IEEE VLSI Test Symposium, 1999
Usage of this product signifies your acceptance of the Terms of Use.