loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
1999 17TH IEEE VLSI Test Symposium
Testing of Non-Isolated Embedded Legacy Cores and their Surrounding Logic
San Diego, California
April 26-April 30
ISBN: 0-7695-0146-X
Irith Pomeranz, University of Iowa
Yervant Zorian, LogicVision
We consider issues related to the testing of a legacy core ded in user-defined logic. We assume that the only information available about the core is its test set. We provide procedures for testing the core and its surrounding logic without adding DFT logic. The procedures maximize the information extracted from the test set given for the core, in order to maximize the fault coverage achieved without DFT. We also describe DFT insertion procedures. The core and the surrounding logic are considered simultaneously during DFT insertion to minimize the amount of DFT logic required.
Citation:
Irith Pomeranz, Yervant Zorian, "Testing of Non-Isolated Embedded Legacy Cores and their Surrounding Logic," vts, pp.41, 1999 17TH IEEE VLSI Test Symposium, 1999
Usage of this product signifies your acceptance of the Terms of Use.