A linear code-preserving signature analyzer COPMISR

	This Article
	Subscribers, please Login Purchase article: $19 PDF IEEE Xplore Subscribers RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan/Endnote
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by A. Hlawiczka Articles by M. Gossel Articles by E.S. Sogormonyan

15th IEEE VLSI Test Symposium (VTS'97)

Monterey, California

April 27-May 01

ISBN: 0-8186-7810-0

	ASCII Text	x
	A. Hlawiczka, M. Gossel, E.S. Sogormonyan, "A linear code-preserving signature analyzer COPMISR," VLSI Test Symposium, IEEE, pp. 350, 15th IEEE VLSI Test Symposium (VTS'97), 1997.

	BibTex	x
	@article{ 10.1109/VTEST.1997.600303, author = {A. Hlawiczka and M. Gossel and E.S. Sogormonyan}, title = {A linear code-preserving signature analyzer COPMISR}, journal ={VLSI Test Symposium, IEEE}, volume = {0}, year = {1997}, isbn = {0-8186-7810-0}, pages = {350}, doi = {http://doi.ieeecomputersociety.org/10.1109/VTEST.1997.600303}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - VLSI Test Symposium, IEEE TI - A linear code-preserving signature analyzer COPMISR SN - 0-8186-7810-0 SP EP A1 - A. Hlawiczka, A1 - M. Gossel, A1 - E.S. Sogormonyan, PY - 1997 KW - linear codes; signature analyzer; linear separable code; code preserving multi-input signature register; COPMISR; XOR-gate; concurrent checking; parity code; group -parity code; duplication code; Hamming code; on-line error detection; BIST VL - 0 JA - VLSI Test Symposium, IEEE ER -

A. Hlawiczka, Inst. of Electronics., Silesian Tech. Univ., Gliwice, Poland

M. Gossel, Inst. of Electronics., Silesian Tech. Univ., Gliwice, Poland

E.S. Sogormonyan, Inst. of Electronics., Silesian Tech. Univ., Gliwice, Poland

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/VTEST.1997.600303

In this paper for an arbitrary linear separable code the concept of a COde Preserving Multi-Input Signature Register COPMISR is introduced. For a code with k control bits 2/sup k2/ different COPMISR's can be designed. The optimum COPMISR with a minimum number of XOR-gates can be chosen from this large set. By different examples it is shown how the newly introduced COPMISR can be simultaneously utilized for concurrent checking, testing and localization of an eventually erroneous component of the monitored system. Since parity codes, group-parity codes, duplication codes and Hamming codes are special linear separable codes the concept of the COPMISR has a wide range of applications in different areas of on-line error detection and BIST.

Index Terms:

linear codes; signature analyzer; linear separable code; code preserving multi-input signature register; COPMISR; XOR-gate; concurrent checking; parity code; group -parity code; duplication code; Hamming code; on-line error detection; BIST

Citation:

A. Hlawiczka, M. Gossel, E.S. Sogormonyan, "A linear code-preserving signature analyzer COPMISR," vts, pp.350, 15th IEEE VLSI Test Symposium (VTS'97), 1997

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.