loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
13th IEEE VLSI Test Symposium (VTS'95)
A solution for the on-line test of analog ladder filters
Princeton, New Jersey
April 30-May 03
ISBN: 0-8186-7000-2
D. Vazquez, Dpto. de Diseno Analogico, Univ. de Sevilla, Spain
A. Rueda, Dpto. de Diseno Analogico, Univ. de Sevilla, Spain
J.L. Huertas, Dpto. de Diseno Analogico, Univ. de Sevilla, Spain
Abstract: In this paper we study stability problems associated with the previously developed design for test (DFT) methodology applied to ladder filters. A solution based on simple modification of the basic DFT strategy is proposed which allows on-line testing of ladder filters. A filter example demonstrates the feasibility of the solution.
Index Terms:
analogue integrated circuits; ladder filters; active filters; circuit stability; design for testability; integrated circuit testing; analog ladder filters; stability problems; design for test methodology; on-line testing; solution feasibility; analogue ICs; active filters
Citation:
D. Vazquez, A. Rueda, J.L. Huertas, "A solution for the on-line test of analog ladder filters," vts, pp.0048, 13th IEEE VLSI Test Symposium (VTS'95), 1995
Usage of this product signifies your acceptance of the Terms of Use.