18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design (VLSID'05) A New CMOS Current Conveyors Based Translinear Loop for Log-Domain Circuit Design Kolkata, India January 03-January 07 ISBN: 0-7695-2264-5
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.24
A novel topology for Translinear (TL) loops comprising of CMOS Second Generation Current Conveyors (CC-II) and diodes is proposed. The proposed methodology opens a new paradigm towards the design of Static and Dynamic TL circuits in CMOS technology. Simulation of a current multiplier and a Log-domain integrator demonstrates the concept.
Citation:
Debashis Dutta, Wouter A. Serdijn, Swapna Banerjee, Sriram Gupta, "A New CMOS Current Conveyors Based Translinear Loop for Log-Domain Circuit Design," vlsid, pp.850-853, 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design (VLSID'05), 2005 Usage of this product signifies your acceptance of the Terms of Use. | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||