18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design (VLSID'05)
Floorplan-Based Crosstalk Estimation for Macrocell-Based Designs
Kolkata, India
January 03-January 07
ISBN: 0-7695-2264-5
We propose an estimation technique to measure the crosstalk susceptibility of different nets in the post global routing phase, prior to detailed routing of designs. Global routing provides the approximate routes of the wires. This is used to compute the aggressors of a given victim wire along its route and its crosstalk susceptibility with respect to those aggressors. The crosstalk susceptibility of a victim wire is given by (1) P_t, the probability of crosstalk occurrence on the wire in different regions along its route; and (2) V_peak, the worst case noise amplitude experienced by the wire along its route. P_t is estimated using a very fast and accurate statistical estimator previously proposed by the authors. V_peak is estimated by predicting the cross-coupling capacitances between neighboring wires, using their global routing information. Placement and global routing are done using CADENCE Silicon Ensemble. The predicted crosstalk estimates are compared against those by detailed HSPICE simulations. Average errors are found to be less than 8% while the execution times are significantly reduced.
Citation:
Suvodeep Gupta, Srinivas Katkoori, Hariharan Sankaran, "Floorplan-Based Crosstalk Estimation for Macrocell-Based Designs," vlsid, pp.463-468, 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design (VLSID'05), 2005