18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design (VLSID'05)
A Low Power Reprogrammable Parallel Processing VLSI Architecture for Computation of B-Spline Based Medical Image Processing System for Fast Characterization of Tiny Objects Suspended in Cellular Fluid
Kolkata, India
January 03-January 07
ISBN: 0-7695-2264-5
In this paper a novel medical image processing system is discussed. The core of the system is developed using a 16-bit fixed-point parallel architecture B-Spline signal processing system. The statistical measure of finite word length effect is analytically developed. A modified algorithm for the reduced hardware reprogrammable interpolator has been designed. Finally some suitable modification in the hardware is made to reduce the power consumption.
Citation:
Sabyasachi Mondal, Arijit De, P. K. Biswas, "A Low Power Reprogrammable Parallel Processing VLSI Architecture for Computation of B-Spline Based Medical Image Processing System for Fast Characterization of Tiny Objects Suspended in Cellular Fluid," vlsid, pp.147-152, 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design (VLSID'05), 2005