18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design (VLSID'05)
Variance Reduction in Monte Carlo Capacitance Extraction
Kolkata, India
January 03-January 07
ISBN: 0-7695-2264-5
In this article we address efficiency issues in implementation of Monte Carlo algorithm for 3D capacitance extraction. Error bounds in statistical capacitance estimation are discussed. Methods to tighten them through variance reduction techniques are detailed. Sample values in implementation ofMonte Carlo algorithm is completely determined by the first hop in random walk. This in turn facilitates application of variance reduction techniques like importance sampling and stratified sampling to be used effectively. Experimental results indicate average speedup of 16X in simple uniform dielectric technologies, 7.3X in technologies with layers of dielectrics and 4.6X in technologies having conformal dielectrics.
Citation:
Shabbir H. Batterywala, Madhav P. Desai, "Variance Reduction in Monte Carlo Capacitance Extraction," vlsid, pp.85-90, 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design (VLSID'05), 2005