loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design (VLSID'05)
Tuple Detection for Path Delay Faults: A Method for Improving Test Set Quality
Kolkata, India
January 03-January 07
ISBN: 0-7695-2264-5
Irith Pomeranz, Purdue University
Sudhakar M. Reddy, University of Iowa
To improve the quality of test sets for path delay faults, we describe a variation of n-detection test generation based on the concept of m-tuple detection. An m-tuple test set for a set of path delay faults P includes a test for every m-tuple of faults defined over P . Such a test set has the following advantages. (1) Similar to an n-detection test set, it results in several tests for every path delay fault p ∊ P , increasing the likelihood of testing p under worst-case delay conditions. (2) It increases the likelihood of accidentally detecting non-target path delay faults, which are not included in P , more effectively than a conventional n -detection test set. Experimental results demonstrate that m-tuple test generation for m = 2 is manageable in terms of test set size and run time increase relative to conventional test generation.
Citation:
Irith Pomeranz, Sudhakar M. Reddy, "Tuple Detection for Path Delay Faults: A Method for Improving Test Set Quality," vlsid, pp.41-46, 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design (VLSID'05), 2005
Usage of this product signifies your acceptance of the Terms of Use.