loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
17th International Conference on VLSI Design
Mumbai, India
January 05-January 09
ISBN: 0-7695-2072-3
Mukul R Prasad, Fujitsu Laboratories of America, Sunnyvale, CA
Michael S Hsiao, Virginia Tech, Blacksburg, VA
Jawahar Jain, Fujitsu Laboratories of America, Sunnyvale, CA
In this work we investigate the integration of SAT methods into a simulation-based sequential ATPG tool, STRATEGATE [11], with the aim of improving the state-of-the-art in sequential ATPG. We offer a detailed analysis of possible scenarios and algorithms for performing such an integration. Our preliminary investigations show that such hybrid approaches can be very promising.
Citation:
Mukul R Prasad, Michael S Hsiao, Jawahar Jain, "Can SAT be used to Improve Sequential ATPG Methods?," vlsid, pp.585, 17th International Conference on VLSI Design, 2004
Usage of this product signifies your acceptance of the Terms of Use.