loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
17th International Conference on VLSI Design
Neural Network Model for Testing Stuck-at and Delay Faults in Digital Circuit
Mumbai, India
January 05-January 09
ISBN: 0-7695-2072-3
Pan Zhongliang, South China Normal University, Guangzhou
The automatic test pattern generation techniques using artificial neural networks are studied. First, an optimal neural network model of digital circuits is investigated. The network model can represent a logic circuit by the minimal number of neurons. It is shown that there exist optimal neural networks for arbitrary logic circuits. We can get the network parameters by solving a system of linear equations. Second, a new energy model for delay faults testing of digital circuits is presented, which is based on the optimal neural network models. Third, it is shown that the test generation approach using the optimal neural network model can reduce the search space, and has better computation efficiency if compared with the circuit test methods using Hopfield binary neural network.
Citation:
Pan Zhongliang, "Neural Network Model for Testing Stuck-at and Delay Faults in Digital Circuit," vlsid, pp.499, 17th International Conference on VLSI Design, 2004
Usage of this product signifies your acceptance of the Terms of Use.