loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
16th International Conference on VLSI Design
The Impact of Bit-Line Coupling and Ground Bounce on CMOS SRAM Performance
New Delhi, India
January 04-January 08
ISBN: 0-7695-1868-0
Li Ding, The University of Michigan
Pinaki Mazumder, The University of Michigan
In this paper, we provide an analytical framework to study the inter-cell and intra-cell bit-line coupling when it is superimposed with the ground bounce effect and show how those noises impair the performance of SRAM. The impact of noises is expressed in term of a coupling noise degradation factor and a ground bounce degradation factor. We have used analytical techniques to reduce the governing nonlinear ordinary differential equations to some manageable form and have derived very simple formulas for those degradation factors. Experiments have shown that the results obtained using the derived simple formulas are in good agreement with HSPICE simulation.
Citation:
Li Ding, Pinaki Mazumder, "The Impact of Bit-Line Coupling and Ground Bounce on CMOS SRAM Performance," vlsid, pp.234, 16th International Conference on VLSI Design, 2003
Usage of this product signifies your acceptance of the Terms of Use.