loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
16th International Conference on VLSI Design
Comparison of Heuristic Algorithms for Variable Partitioning in Circuit Implementation
New Delhi, India
January 04-January 08
ISBN: 0-7695-1868-0
Venkatesan Muthukumar, University of Nevada Las Vegas
Henry Selvaraj, University of Nevada Las Vegas
Functional decomposition is a process of splitting a complex circuit into smaller sub-circuits. This paper deals with the problem of determining the set of best free and bound variables (variable partitioning problem) for disjoint (disjoint serial) decomposition, such that the decomposed circuits are smaller in size and its truth table representation have maximal don?t cares. A novel pruned breadth first search (PBFS/IPBFS) approach is proposed to determine the set of good variable partitions with minimal time and computational complexity. The heuristics proposed minimize the size of the sub-functions. The proposed approach has been successfully implemented and test with MCNC and Espresso benchmarks.
Citation:
Venkatesan Muthukumar, Henry Selvaraj, "Comparison of Heuristic Algorithms for Variable Partitioning in Circuit Implementation," vlsid, pp.51, 16th International Conference on VLSI Design, 2003
Usage of this product signifies your acceptance of the Terms of Use.