loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
16th International Conference on VLSI Design
New Delhi, India
January 04-January 08
ISBN: 0-7695-1868-0
Dr. Ramesh Chandra, ST Microelectronics
Dr. Preeti Ranjan Panda, Indian Inst. of Technology
Dr. Sri Parameswaran, Univ. of New South Wales
Dr. Loganath Ramachandran, Synopsys, Inc.
Recent advances in semiconductor technology have made it possible to integrate multi million transistors on a single chip, design and verification teams face several challenges managing the complexity. Some of these challenges include, specification and verification at the functional level, closing early on the system level architecture, extensive simulations of the hardware and software components and finalizing the path to implementation of the entire SOC.
Citation:
Dr. Ramesh Chandra, Dr. Preeti Ranjan Panda, Dr. Joerg Henkel, Dr. Sri Parameswaran, Dr. Loganath Ramachandran, "Specification and Design of Multi-Million Gate SOCs," vlsid, pp.18, 16th International Conference on VLSI Design, 2003
Usage of this product signifies your acceptance of the Terms of Use.