Recent advances in semiconductor technology have made it possible to integrate multi million transistors on a single chip, design and verification teams face several challenges managing the complexity. Some of these challenges include, specification and verification at the functional level, closing early on the system level architecture, extensive simulations of the hardware and software components and finalizing the path to implementation of the entire SOC.
Citation:
Dr. Ramesh Chandra, Dr. Preeti Ranjan Panda, Dr. Joerg Henkel, Dr. Sri Parameswaran, Dr. Loganath Ramachandran, "Specification and Design of Multi-Million Gate SOCs," vlsid, pp.18, 16th International Conference on VLSI Design, 2003