Embedded DRAM (eDRAM) Power-Energy Estimation for System-on-a-chip (SoC) Applications

V
VLSID
2002
ASP-DAC/VLSI Design 2002
Abstract - Embedded DRAM (eDRAM) Power-Energy Estimation for System-on-a-chip (SoC) Applications

	This Article
	Subscribers, please Login Purchase article: $19 PDF IEEE Xplore Subscribers RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by Yong-Ha Park Articles by Hoi-Jun Yoo Articles by Jeonghoon Kook

ASP-DAC/VLSI Design 2002

Bangalore, India

January 07-January 11

ISBN: 0-7695-1441-3

	ASCII Text	x
	Yong-Ha Park, Hoi-Jun Yoo, Jeonghoon Kook, "Embedded DRAM (eDRAM) Power-Energy Estimation for System-on-a-chip (SoC) Applications," VLSI Design, International Conference on, pp. 625, ASP-DAC/VLSI Design 2002, 2002.

	BibTex	x
	@article{ 10.1109/ASPDAC.2002.995006, author = {Yong-Ha Park and Hoi-Jun Yoo and Jeonghoon Kook}, title = {Embedded DRAM (eDRAM) Power-Energy Estimation for System-on-a-chip (SoC) Applications}, journal ={VLSI Design, International Conference on}, volume = {0}, year = {2002}, isbn = {0-7695-1441-3}, pages = {625}, doi = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.995006}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - VLSI Design, International Conference on TI - Embedded DRAM (eDRAM) Power-Energy Estimation for System-on-a-chip (SoC) Applications SN - 0-7695-1441-3 SP EP A1 - Yong-Ha Park, A1 - Hoi-Jun Yoo, A1 - Jeonghoon Kook, PY - 2002 KW - embedded DRAM KW - power estimation VL - 0 JA - VLSI Design, International Conference on ER -

Yong-Ha Park, Korea Advanced Institute of Science and Technology

Hoi-Jun Yoo, Korea Advanced Institute of Science and Technology

Jeonghoon Kook, Memory R&D Division, Hynix Semiconductor Inc.

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.995006

EmbeddedDRAM (eDRAM) power-energy estimation is presented for system-on-a-chip (SOC) applications. The main feature is the signal swing based analytic (SSBA) model, which improves the accuracy of the conventional SRAM power-energy models. The SSBA model combined with the high-level memory access statistics provides a fast and accurate system level power-energy estimation of eDRAM.The power-energy estimation using SSBA model shows 95% accuracy compared with the transistor level power simulationresults for three fabricated eDRAMs.

Index Terms:

embedded DRAM, power estimation

Citation:

Yong-Ha Park, Hoi-Jun Yoo, Jeonghoon Kook, "Embedded DRAM (eDRAM) Power-Energy Estimation for System-on-a-chip (SoC) Applications," vlsid, pp.625, ASP-DAC/VLSI Design 2002, 2002

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.