loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
ASP-DAC/VLSI Design 2002
Probabilistic Analysis of Rectilinear Steiner Trees
Bangalore, India
January 07-January 11
ISBN: 0-7695-1441-3
Chunhong Chen, University of Windsor
Steiner tree is a fundamental problem in the automatic interconnect optimization for VLSI design.We present a probabilistic analysis method for constructing rectilinear Steiner trees.The best solution under statistical sense is obtained for any given set of N points.Experiments show that our results are better than those by the previous technique or very close to the optima.
Citation:
Chunhong Chen, "Probabilistic Analysis of Rectilinear Steiner Trees," vlsid, pp.484, ASP-DAC/VLSI Design 2002, 2002
Usage of this product signifies your acceptance of the Terms of Use.