loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
ASP-DAC/VLSI Design 2002
Net Clustering Based Macrocell Placement
Bangalore, India
January 07-January 11
ISBN: 0-7695-1441-3
Stelian Alupoaei, University of South Florida
Srinivas Katkoori, University of South Florida
Given an RTL (Register-Transfer-Level) netlist, a net dependency graph with weighted edges is built. Each node in the graph represents a net and an edge exists between two nodes if the two nets represented by the nodes share one or more macrocells. Clusters of nets are then formed by clique partitioning. A net cluster level floorplan is derived by simulated annealing to define the regions where the nets in each cluster must be routed. The macrocell placement is formulated as a force-directed problem where the terminals of a net are free to move under the influence of forces in the quest for optimal length of the net. A new type of rejection force is introduced in order to obtain a feasible placement. In comparison with the placements generated by CADENCE Silicon Ensemble, we obtained an average total wire length reduction of 22.8% and an average longest wire length reduction of 33% with an average area penalty of only 1.1%.
Index Terms:
Macrocell placement, force-directed placement, net clustering, net placement, net prioritization, iterative improvement
Citation:
Stelian Alupoaei, Srinivas Katkoori, "Net Clustering Based Macrocell Placement," vlsid, pp.399, ASP-DAC/VLSI Design 2002, 2002
Usage of this product signifies your acceptance of the Terms of Use.