ASP-DAC/VLSI Design 2002 Timing Yield Calculation Using an Impulse-train Approach Bangalore, India January 07-January 11 ISBN: 0-7695-1441-3
This paper presents a new method to compute the probability distribution of the delay of a combinational circuit and uses it to obtain an estimate of the yield of the process that manufactures the circuit. We assume a simple delay model assigning a triangular distribution to the delay of a gate and ignore the logical function of the gate and the pin-to-pin delay. The method can handle tree-like circuits as well as circuits with reconvergent fanout in them. The chief advantage of this method over conventional Monte-Carlo simulation is that it is much faster while providing comparable quality.
Citation:
Srinath R. Naidu, "Timing Yield Calculation Using an Impulse-train Approach," vlsid, pp.219, ASP-DAC/VLSI Design 2002, 2002 Usage of this product signifies your acceptance of the Terms of Use. | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||