loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
14th Symposium on Computer Architecture and High Performance Computing (SCAB-PAD'02)
Simulating L3 Caches in Real Time Using Hardware Accelerated Cache Simulation (HACS): A Case Study with SPECint 2000
Vit?ria, ES, Brazil
October 28-October 30
ISBN: 0-7695-1772-2
ASCII Text
x 
 
M. Watson, J. Flanagan, "Simulating L3 Caches in Real Time Using Hardware Accelerated Cache Simulation (HACS): A Case Study with SPECint 2000," Computer Architecture and High Performance Computing, Symposium on, pp. 0108, 14th Symposium on Computer Architecture and High Performance Computing (SCAB-PAD'02), 2002.
 
 
BibTex
x
 
@article{ 10.1109/CAHPC.2002.1180766,
author = {M. Watson and J. Flanagan},
title = {Simulating L3 Caches in Real Time Using Hardware Accelerated Cache Simulation (HACS): A Case Study with SPECint 2000},
journal ={Computer Architecture and High Performance Computing, Symposium on},
volume = {0},
year = {2002},
isbn = {0-7695-1772-2},
pages = {0108},
doi = {http://doi.ieeecomputersociety.org/10.1109/CAHPC.2002.1180766},
publisher = {IEEE Computer Society},
address = {Los Alamitos, CA, USA},
}
 
 
RefWorks Procite/RefMan/Endnote
x 
 
TY - CONF
JO - Computer Architecture and High Performance Computing, Symposium on
TI - Simulating L3 Caches in Real Time Using Hardware Accelerated Cache Simulation (HACS): A Case Study with SPECint 2000
SN - 0-7695-1772-2
SP
EP
A1 - M. Watson,
A1 - J. Flanagan,
PY - 2002
VL - 0
JA - Computer Architecture and High Performance Computing, Symposium on
ER -
 
Trace-driven simulation is a commonly used tool to evaluate memory-hierarchy designs. Unfortunately, trace collection is very expensive, and storage requirements for traces are very large. In this paper, we introduce HACS (Hardware Accelerated Cache Simulator), and describe the validation methods we used to demonstrate functionality. We also present some initial cache simulation results from SPECint 2000. We then propose future directions for research with HACS.
Citation:
M. Watson, J. Flanagan, "Simulating L3 Caches in Real Time Using Hardware Accelerated Cache Simulation (HACS): A Case Study with SPECint 2000," sbac-pad, pp.0108, 14th Symposium on Computer Architecture and High Performance Computing (SCAB-PAD'02), 2002
Usage of this product signifies your acceptance of the Terms of Use.