loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Fourth International Workshop on Real-Time Computing Systems and Applications (RTCSA'97)
Improving processor utilization with a task classification model based application specific hard real-time architecture
Taipei, TAIWAN
October 27-October 29
ISBN: 0-8186-8073-3
G. Farber, Lab. for Process Control & Real-Time Syst., Tech. Univ. Munchen, Germany
F. Fischer, Lab. for Process Control & Real-Time Syst., Tech. Univ. Munchen, Germany
T. Kolloch, Lab. for Process Control & Real-Time Syst., Tech. Univ. Munchen, Germany
A. Muth, Lab. for Process Control & Real-Time Syst., Tech. Univ. Munchen, Germany
Modern microprocessors with caches and pipelines show increasing performance, but at the price of a decreasing predictability of execution times. The design of hard real time systems however has to be based on worst case considerations. Consequently, real-time systems are generally oversized and fail to profit of developments in the standard processor field. This paper presents an approach where real-time systems are analyzed and built according to a task classification model. Each class of tasks corresponds to a type of processor best suited in terms of performance and deterministic execution times. The resulting target architecture framework is a tightly coupled heterogeneous multiprocessor system based on templates using off-the-shelf components. The described real-time system design process includes a schedulability analysis method that supports the partitioning and allocation process and provides the necessary real-time guarantees. The result is a event-driven hard real-time system with improved processor utilization that will provably meet all its deadlines. A rapid prototyping platform implementing this concept is presented as well as application examples.
Index Terms:
software prototyping; processor utilization; task classification model; application specific hard real-time architecture; microprocessors; caches; pipelines; execution times; hard real time systems; real-time architecture; target architecture framework; tightly coupled heterogeneous multiprocessor system; templates; schedulability analysis; rapid prototyping platform
Citation:
G. Farber, F. Fischer, T. Kolloch, A. Muth, "Improving processor utilization with a task classification model based application specific hard real-time architecture," rtcsa, pp.276, Fourth International Workshop on Real-Time Computing Systems and Applications (RTCSA'97), 1997
Usage of this product signifies your acceptance of the Terms of Use.