loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Ninth IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS'03)
A comparison of MPCP and MSRP when sharing resources in the Janus multiple-processor on a chip platform
Toronto, Canada
May 27-May 30
ISBN: 0-7695-1956-3
Paolo Gai, Scuola Superiore Sant?Anna, Pisa, Italy
Marco Di Natale, Scuola Superiore Sant?Anna, Pisa, Italy
Giuseppe Lipari, Scuola Superiore Sant?Anna, Pisa, Italy
Alberto Ferrari, PARADES, Roma, Italy
Claudio Gabellini, Magneti Marelli Powertrain Div., Bologna, Italy
Paolo Marceca, Magneti Marelli Powertrain Div., Bologna, Italy
The new generation of embedded systems for automotive applications can take advantage of low-cost multiprocessor system-on a chip architectures. The real-time software applications running on these systems require real-time processor scheduling, and also require the management of the communication and synchronization of tasks executing on different processors with limited blocking time. Conventional real-time technologies, like the Rate Monotonic scheduling algorithm together with the Multiprocessor Priority Ceiling Protocol (MPCP) can be used to this purpose. In earlier work, we proposed the Multiprocessor Stack Resource Policy (MSRP) for scheduling tasks and sharing resources in multiprocessor on a chip architectures. In this paper we present an experimental evaluation that compares the performance of our algorithm with a solution based on Rate Monotonic and MPCP in the context of the Janus multiple processor architecture. The evaluation of the algorithm has been triggered by our ongoing research in the automotive domain. We report on two sets of experiments: the first addresses a range of generic task configurations to see if one of the algorithms can clearly outperform the other. The results show MSRP to be better for random task periods but are probably not conclusive. Later, we focus on a more application-specific (also more restrictive) architecture design representing a typical automotive application: a power-train controller. In this case, MSRP clearly performs better. The performance gap between the two policies can be further increased when considering that MSRP is much simpler to implement, it has a lower overhead, and it allows RAM memory optimization.
Index Terms:
real-time, operating systems, multiprocessor, scheduling, system-on-a-chip
Citation:
Paolo Gai, Marco Di Natale, Giuseppe Lipari, Alberto Ferrari, Claudio Gabellini, Paolo Marceca, "A comparison of MPCP and MSRP when sharing resources in the Janus multiple-processor on a chip platform," rtas, pp.189, Ninth IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS'03), 2003
Usage of this product signifies your acceptance of the Terms of Use.