loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
14th IEEE International Workshop on Rapid System Prototyping (RSP'03)
A Versatile Framework for FPGA Field Updates: An Application of Partial Self-Reconfiguation
San Diego, California, USA
June 09-June 11
ISBN: 0-7695-1943-1
Ryan J. Fong, Virginia Polytechnic Institute and State University
Scott J. Harper, Virginia Polytechnic Institute and State University
Peter M. Athanas, Virginia Polytechnic Institute and State University
Field programmable gate arrays (FPGAs) provide an attractive solution to developers needing custom logic for short time-to-market products. Products embedding FPGA system-on-chip solutions have the advantage in that they can be updated once deployed. New FPGA firmware may be loaded via manufacturer-supplied memory devices or remotely via a network connection. Recent FPGAs allow for self-reconfiguration, where the user-FPGA fabric can internally modify its own configuration data. Using selfreconfiguration, configuration control protocols can be implemented in user logic. This allows new FPGA programming methods to be designed. We propose a versatile partial self-reconfiguration framework for FPGA field updates that customizes to specific applications, reduces reconfiguration times, and minimizes the need for external hardware. The framework provides flexibility in media sources and design security. A prototype using this framework is demonstrated on a Xilinx Virtex-II FPGA.
Citation:
Ryan J. Fong, Scott J. Harper, Peter M. Athanas, "A Versatile Framework for FPGA Field Updates: An Application of Partial Self-Reconfiguation," rsp, pp.117, 14th IEEE International Workshop on Rapid System Prototyping (RSP'03), 2003
Usage of this product signifies your acceptance of the Terms of Use.