13th IEEE International Workshop on Rapid System Prototyping (RSP'02) Prototyping of a High Performance Generic Viterbi Decoder Darmstadt, Germany July 01-July 03 ISBN: 0-7695-1703-X
For its proven efficiency, the Viterbi algorithm is widely used for decoding convolutionally encoded messages. In this work, a high performance generic soft input hard output Viterbi decoder is presented and prototyped on an FPGA board. The presented Viterbi decoder is intended to be used in a complete wireless LAN transceiver prototype. The genericity of the design facilitates not only the prototyping of Viterbi decoders with different specifications, but moreover, it facilitates the exploration the performance of different implementations in order to obtain the most suitable solution for a particular communication system.
Citation:
Abdulfattah Mohammad Obeid, Alberto García Ortiz, Ralf Ludewig, Manfred Glesner, "Prototyping of a High Performance Generic Viterbi Decoder," rsp, pp.42, 13th IEEE International Workshop on Rapid System Prototyping (RSP'02), 2002 Usage of this product signifies your acceptance of the Terms of Use. | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||