loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
12th IEEE International Workshop on Rapid System Prototyping (RSP'01)
Colif: a Multilevel Design Representation for Application-Specific Multiprocessor System-on-Chip Design
Monterey, California
June 25-June 27
ISBN: 0-7695-1206-2
W.O. Cesário, TIMA Laboratory
G. Nicolescu, TIMA Laboratory
L. Gauthier, TIMA Laboratory
D. Lyonnard, TIMA Laboratory
A.A. Jerraya, TIMA Laboratory
Abstract: Application-specific multiprocessor system-on-chip is required for high-volume future embedded systems. However, obtaining a good application-specific architecture could be an overly complex problem if we consider all the possible customizations. In this paper, we present Colif, a design representation that clearly separates component behavior and communication infrastructure. In addition, it has a flexible communication model that spans multiple abstraction levels. These features are suitable for a design flow where customizing communications and component behaviors at different abstraction levels are the central issue. The paper introduces the main concepts of Colif and compares it to existing system modeling approaches.
Citation:
W.O. Cesário, G. Nicolescu, L. Gauthier, D. Lyonnard, A.A. Jerraya, "Colif: a Multilevel Design Representation for Application-Specific Multiprocessor System-on-Chip Design," rsp, pp.0110, 12th IEEE International Workshop on Rapid System Prototyping (RSP'01), 2001
Usage of this product signifies your acceptance of the Terms of Use.