loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
International Conference on Parallel Computing in Electrical Engineering, (PARELEC'04)
Hardware / Software Co-Design of a SIMD-DSP-Based DVB-T Receiver
Dresden, Germany
September 07-September 10
ISBN: 0-7695-2080-4
ASCII Text
x 
 
H. Seidel, G. Cichon, P. Robelly, M. Bronzel, G. Fettweis, "Hardware / Software Co-Design of a SIMD-DSP-Based DVB-T Receiver," Parallel Computing in Electrical Engineering, International Conference on, pp. 221-225, International Conference on Parallel Computing in Electrical Engineering, (PARELEC'04), 2004.
 
 
BibTex
x
 
@article{ 10.1109/PCEE.2004.35,
author = {H. Seidel and G. Cichon and P. Robelly and M. Bronzel and G. Fettweis},
title = {Hardware / Software Co-Design of a SIMD-DSP-Based DVB-T Receiver},
journal ={Parallel Computing in Electrical Engineering, International Conference on},
volume = {0},
year = {2004},
isbn = {0-7695-2080-4},
pages = {221-225},
doi = {http://doi.ieeecomputersociety.org/10.1109/PCEE.2004.35},
publisher = {IEEE Computer Society},
address = {Los Alamitos, CA, USA},
}
 
 
RefWorks Procite/RefMan/Endnote
x 
 
TY - CONF
JO - Parallel Computing in Electrical Engineering, International Conference on
TI - Hardware / Software Co-Design of a SIMD-DSP-Based DVB-T Receiver
SN - 0-7695-2080-4
SP221
EP225
A1 - H. Seidel,
A1 - G. Cichon,
A1 - P. Robelly,
A1 - M. Bronzel,
A1 - G. Fettweis,
PY - 2004
KW - null
VL - 0
JA - Parallel Computing in Electrical Engineering, International Conference on
ER -
 
H. Seidel, TU-Dresden, Germany
G. Cichon, TU-Dresden, Germany
P. Robelly, TU-Dresden, Germany
M. Bronzel, TU-Dresden, Germany
G. Fettweis, TU-Dresden, Germany
The demand for increasing design complexity has to face decreasing design time and design cost issues. Traditional full custom design flows are not reasonable to cope with this challenges. We have developed a design exploration platform which provides access to main chip design parameters beginning from early design stages. With this platform, architecture and hardware/software partitioning failures are correctable with low change cost in a short time. Our designs are based on Synchronous Transfer Architecture SIMD DSP Cores with a tailored instruction set. Automatic Core Generation Tools speed up the design and verification process. In this paper we present our design exploration platform and a use case study for a DVB-T/H like OFDM-Receiver and Transmitter build with our design methodology.
Citation:
H. Seidel, G. Cichon, P. Robelly, M. Bronzel, G. Fettweis, "Hardware / Software Co-Design of a SIMD-DSP-Based DVB-T Receiver," parelec, pp.221-225, International Conference on Parallel Computing in Electrical Engineering, (PARELEC'04), 2004
Usage of this product signifies your acceptance of the Terms of Use.