loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
International Conference on Parallel Computing in Electrical Engineering, (PARELEC'04)
Optimal Programming of Critical Sections in Modern Network Processors under Performance Requirements
Dresden, Germany
September 07-September 10
ISBN: 0-7695-2080-4
Henryk Krawczyk, Technical University of Gdansk, Poland
Tomasz Madajczak, Technical University of Gdansk, Poland
Modern network processors deliver a set of methods for implementing critical sections. A number of them rely on specific hardware support and capabilities, while software techniques are still available when hardware support is not flexible enough. Network processors are dedicated to packet processing and their main goal is to achieve the best possible packet processing performance. Therefore, when choosing the implementation method for a particular problem that will be protected by a critical section, the aim must me for the method to influence the overall system performance A wrongly implemented critical section can very easily degrade the level of parallelism and in consequence the performance of the whole system. Sometimes even correctly implemented critical sections can negatively impact the speed of paths that do not need to be protected with a critical section.
Citation:
Henryk Krawczyk, Tomasz Madajczak, "Optimal Programming of Critical Sections in Modern Network Processors under Performance Requirements," parelec, pp.25-30, International Conference on Parallel Computing in Electrical Engineering, (PARELEC'04), 2004
Usage of this product signifies your acceptance of the Terms of Use.