loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
International Conference on Parallel Computing in Electrical Engineering (PARELEC'02)
Verification of Computations of a Parallel FDTD Algorithm
Warsaw, Poland
September 22-September 25
ISBN: 0-7695-1730-7
ASCII Text
x 
 
Wojciech Walendziuk, Jarosław Forenc, "Verification of Computations of a Parallel FDTD Algorithm," Parallel Computing in Electrical Engineering, International Conference on, pp. 288, International Conference on Parallel Computing in Electrical Engineering (PARELEC'02), 2002.
 
 
BibTex
x
 
@article{ 10.1109/PCEE.2002.1115272,
author = {Wojciech Walendziuk and Jarosław Forenc},
title = {Verification of Computations of a Parallel FDTD Algorithm},
journal ={Parallel Computing in Electrical Engineering, International Conference on},
volume = {0},
year = {2002},
isbn = {0-7695-1730-7},
pages = {288},
doi = {http://doi.ieeecomputersociety.org/10.1109/PCEE.2002.1115272},
publisher = {IEEE Computer Society},
address = {Los Alamitos, CA, USA},
}
 
 
RefWorks Procite/RefMan/Endnote
x 
 
TY - CONF
JO - Parallel Computing in Electrical Engineering, International Conference on
TI - Verification of Computations of a Parallel FDTD Algorithm
SN - 0-7695-1730-7
SP
EP
A1 - Wojciech Walendziuk,
A1 - Jarosław Forenc,
PY - 2002
KW - null
VL - 0
JA - Parallel Computing in Electrical Engineering, International Conference on
ER -
 
Wojciech Walendziuk, Bialystok Technical University
Jarosław Forenc, Bialystok Technical University
In the presented work the authors included the comparison of the calculations of a parallel FDTD algorithm with the computations obtained with the use of the Quick Wave programme published by QWED. The authors worked out a parallel implementation of the standard FDTD algorithm which is based on MPI communication library. The parallel algorithm was examined in a heterogeneous PC cluster.
Citation:
Wojciech Walendziuk, Jarosław Forenc, "Verification of Computations of a Parallel FDTD Algorithm," parelec, pp.288, International Conference on Parallel Computing in Electrical Engineering (PARELEC'02), 2002
Usage of this product signifies your acceptance of the Terms of Use.