loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
International Conference on Parallel Computing in Electrical Engineering (PARELEC'02)
Parallel Architectures and Their Development on the Basis of Intelligent Solving Machines
Warsaw, Poland
September 22-September 25
ISBN: 0-7695-1730-7
ASCII Text
x 
 
Valeriy N. Koval, Oleg N. Bulavenko, Zinoviy L. Rabinovich, "Parallel Architectures and Their Development on the Basis of Intelligent Solving Machines," Parallel Computing in Electrical Engineering, International Conference on, pp. 21, International Conference on Parallel Computing in Electrical Engineering (PARELEC'02), 2002.
 
 
BibTex
x
 
@article{ 10.1109/PCEE.2002.1115191,
author = {Valeriy N. Koval and Oleg N. Bulavenko and Zinoviy L. Rabinovich},
title = {Parallel Architectures and Their Development on the Basis of Intelligent Solving Machines},
journal ={Parallel Computing in Electrical Engineering, International Conference on},
volume = {0},
year = {2002},
isbn = {0-7695-1730-7},
pages = {21},
doi = {http://doi.ieeecomputersociety.org/10.1109/PCEE.2002.1115191},
publisher = {IEEE Computer Society},
address = {Los Alamitos, CA, USA},
}
 
 
RefWorks Procite/RefMan/Endnote
x 
 
TY - CONF
JO - Parallel Computing in Electrical Engineering, International Conference on
TI - Parallel Architectures and Their Development on the Basis of Intelligent Solving Machines
SN - 0-7695-1730-7
SP
EP
A1 - Valeriy N. Koval,
A1 - Oleg N. Bulavenko,
A1 - Zinoviy L. Rabinovich,
PY - 2002
KW - null
VL - 0
JA - Parallel Computing in Electrical Engineering, International Conference on
ER -
 
Valeriy N. Koval, National Academy of Sciences of Ukraine
Oleg N. Bulavenko, National Academy of Sciences of Ukraine
Zinoviy L. Rabinovich, National Academy of Sciences of Ukraine
The paper considers the creation of intelligent solving machines and the arrangement of parallel programming in intelligent distributed multiprocessor systems based on those. There are proposed some main concepts. A system is designed for programming in the C+Graph high-level language. C+Graph provides an efficient operation with knowledge (complicated data structures) and centralized-decentralized control exercised in virtually distributed computation space. Parallel C+Graph programming model is based on a model used for multiple-flow monoprocessor programming of the basic Java language. The model operates in a virtual C+Graph machine network. The ideology proposed can be considered as an efficient development of structural high-level language interpretation when applied to multi-microprocessor systems. Equipment structure of the basic version of intelligent solving machines is considered and some characteristics are discussed.
Citation:
Valeriy N. Koval, Oleg N. Bulavenko, Zinoviy L. Rabinovich, "Parallel Architectures and Their Development on the Basis of Intelligent Solving Machines," parelec, pp.21, International Conference on Parallel Computing in Electrical Engineering (PARELEC'02), 2002
Usage of this product signifies your acceptance of the Terms of Use.