International Workshop on Memory Technology, Design, and Testing (MTDT'01)
An Approach for Evaluation of Redunancy Analysis Algorithms
San Jose, California
August 06-August 07
ISBN: 0-7695-1242-9
Abstract: An approach for design and evaluation of redundancy analysis algorithms based on vectors of preferences is proposed for memory devices with spare elements. Experiments on the application of the new algorithms for Self-Test and Repair (STAR) type SRAM memories have shown the efficiency of the proposed approach.
Citation:
S. Shoukourian, V. Vardanian, Y. Zorian, "An Approach for Evaluation of Redunancy Analysis Algorithms," mtdt, pp.0051, International Workshop on Memory Technology, Design, and Testing (MTDT'01), 2001