2000 IEEE International Workshop on Memory Technology, Design and Testing (MTDT'00) Optimizing Memory Bandwidth with ILP Based Memory Exploration and Assignment for Low Power Embedded Systems San Jose, California August 07-August 08 ISBN: 0-7695-0689-5
In this paper, we describe a low power memory design procedure that optimizing memory bandwidth in VLSI systems. We develop the procedures of loop transformation to optimize the memory cost for the required storage bandwidth. Next, we develop memory assignment based on ILP model that is derived from mapping graph (MG) such that we can find (i) the best memory configuration (minimum-area memory configuration if power is bound or minimum-power memory configuration if area is bound) and (ii) the power/area efficient array assignment to given memory library (the number of memory banks, the number of ports, and the total memory size).
Citation:
Wen-Tsong Shiue, "Optimizing Memory Bandwidth with ILP Based Memory Exploration and Assignment for Low Power Embedded Systems," mtdt, pp.95, 2000 IEEE International Workshop on Memory Technology, Design and Testing (MTDT'00), 2000 Usage of this product signifies your acceptance of the Terms of Use. | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb