loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
2000 IEEE International Workshop on Memory Technology, Design and Testing (MTDT'00)
Synchronous Dynamic Memory Test Construction: A Field Approach
San Jose, California
August 07-August 08
ISBN: 0-7695-0689-5
Joerg Vollrath, White Oak Semiconductor
This paper gives an introduction how to construct dynamic memory tests and test flows. Systematically a basic march test is developed choosing a pattern, voltage levels and timings. Starting with this basic pattern, modifications for characterization, diagnostic and speed testing are discussed. These variations are then used to construct a test sequence to ensure functionality according to the data sheet specification.
Citation:
Joerg Vollrath, "Synchronous Dynamic Memory Test Construction: A Field Approach," mtdt, pp.59, 2000 IEEE International Workshop on Memory Technology, Design and Testing (MTDT'00), 2000
Usage of this product signifies your acceptance of the Terms of Use.