loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
2003 International Conference on Microelectronics Systems Education (MSE'03)
Anaheim, California
June 01-June 02
ISBN: 0-7695-1973-3
Christopher K. Zuver, Washington University
Christopher E. Neely, Washington University
John W. Lockwood, Washington University
A tool has been developed to automate the testing and grading of design projects implemented in reprogrammable hardware. The server allows multiple students to test circuits in FPGA hardware over the internet. A web interface allows students to upload their placed and routed designs to the server, which batches the jobs together and (1) sequentially programs an FPGA board, (2) inputs test vectors, (3) generates a report that details the results, and (4) grades the design as either "pass" or "fail." The single server allows an entire class to share the same FPGA board.
Citation:
Christopher K. Zuver, Christopher E. Neely, John W. Lockwood, "Internet-based Tool for System-On-Chip Project Testing and Grading," mse, pp.119, 2003 International Conference on Microelectronics Systems Education (MSE'03), 2003
Usage of this product signifies your acceptance of the Terms of Use.