loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
2003 International Conference on Microelectronics Systems Education (MSE'03)
Anaheim, California
June 01-June 02
ISBN: 0-7695-1973-3
Patrick Murphy, Rice University
J. Patrick Frantz, Rice University
Erik Welsh, Rice University
Ricky Hardy, Rice University
Tinoosh Mohsenin, Rice University
Joseph Cavallaro, Rice University
This paper describes VALID, a platform for testing student designed ASICs and for teaching the basics of FPGA design. VALID is designed to maximize ease of use from a student?s perspective while maintaining enough flexibility for its use as an FPGA development and instruction platform. This system was designed entirely by students, has been successfully manufactured and is currently being used in a number of courses at Rice.
Citation:
Patrick Murphy, J. Patrick Frantz, Erik Welsh, Ricky Hardy, Tinoosh Mohsenin, Joseph Cavallaro, "VALID: Custom ASIC Verification and FPGA Education Platform," mse, pp.64, 2003 International Conference on Microelectronics Systems Education (MSE'03), 2003
Usage of this product signifies your acceptance of the Terms of Use.