loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
12th IEEE International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunications Systems (MASCOTS'04)
SimplePipe: A Simulation Tool for Task Allocation and Design of Processor Pipelines with Application to Network Processors
Volendam, The Netherlands
October 04-October 08
ISBN: 0-7695-2251-3
Mark A. Franklin, Washington University in St.Louis
Vinayak Joshi, Washington University in St.Louis
SimplePipe is a simulation framework/tool based on SimpleScalar. SimplePipe analyzes the performance effects of alternative task allocations in systems of multiple pipelines where pipeline stages are either processors or dedicated hardware functions. Tasks are defined in terms of sequences of separate C program executions with each sequence representing the functional requirements of a flow. Performance effects associated with alternative assignment of shared memory modules to pipeline stage can also be explored. SimplePipe was motivated by the performance requirements of network processors (NPs) that are configurable into multiple processor pipelines. The assignment of communication flow tasks to pipeline stages, selection of the number of stages, determination of processor cache sizes and the assignment of shared memory modules are important design decisions impacting performance. An assignment study illustrating SimplePipe capabilities is presented.
Citation:
Mark A. Franklin, Vinayak Joshi, "SimplePipe: A Simulation Tool for Task Allocation and Design of Processor Pipelines with Application to Network Processors," mascots, pp.59-66, 12th IEEE International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunications Systems (MASCOTS'04), 2004
Usage of this product signifies your acceptance of the Terms of Use.