loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
International Test Conference 2002 (ITC'02)
Integration of SRAM Redundancy into Production Test
Baltimore, MD, USA
October 07-October 10
ISBN: 0-7803-7543-2
Jayasanker Jayabalan, Infineon Technologies Asia Pacific Pte Ltd
Juraj Povazanec, Infineon Technologies Asia Pacific Pte Ltd
In this paper, we present the implementation of a multiple-SRAM redundancy concept, which increase the yield of a 100 mm2, 0.18 micron technology device with a total memory size of 3 Mbits, by the factor of 20%. A number of test and design considerations are detailed.
Citation:
Jayasanker Jayabalan, Juraj Povazanec, "Integration of SRAM Redundancy into Production Test," itc, pp.187, International Test Conference 2002 (ITC'02), 2002
Usage of this product signifies your acceptance of the Terms of Use.