In this paper, we present the implementation of a multiple-SRAM redundancy concept, which increase the yield of a 100 mm2, 0.18 micron technology device with a total memory size of 3 Mbits, by the factor of 20%. A number of test and design considerations are detailed.