loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
IEEE Computer Society Annual Symposium on VLSI: Emerging Trends in VLSI Systems Design (ISVLSI'04)
Evaluating Alternative Implementations for LDPC Decoder Check Node Function
Lafayette, Louisiana
February 19-February 20
ISBN: 0-7695-2097-9
T. Theocharides, Pennsylvania State University
G. Link, Pennsylvania State University
E. Swankoski, Pennsylvania State University
N. Vijaykrishnan, Pennsylvania State University
M. J. Irwin, Pennsylvania State University
H. Schmit, Carnegie Mellon University
Low Density Parity Checks (LDPC) are a method of error detection and correction that are able to achieve near Shannon-limit channel communication. LDPC decoders involve a series of computations between two units, the check node and the bit node. In this paper we propose the use of an approximation unit to perform the check node operation. Additionally, we propose a ROM based look-up table (LUT) as a function approximation technique, to be used with an LDPC decoder. The paper shows that a ROM based LUT achieves better performance than using a piecewise linear approximation method to approximate the LDPC computation function. Furthermore, this paper shows that the ROM LUT method can gradually take over as the selected function approximation technique for computationally intensive demanding VLSI designs as the technology shifts to the nanometer era.
Citation:
T. Theocharides, G. Link, E. Swankoski, N. Vijaykrishnan, M. J. Irwin, H. Schmit, "Evaluating Alternative Implementations for LDPC Decoder Check Node Function," isvlsi, pp.77, IEEE Computer Society Annual Symposium on VLSI: Emerging Trends in VLSI Systems Design (ISVLSI'04), 2004
Usage of this product signifies your acceptance of the Terms of Use.