5th International Symposium on Quality Electronic Design (ISQED'04)
Robustness Enhancement through Chip-Package Co-Design for High-Speed Electronics
San Jose, California
March 22-March 24
ISBN: 0-7695-2093-6
Low interaction between chip and package has more and more limited system performance. In this paper, chip-package co-design flow is presented. We address robustness enhancement under package and interconnection constraints by using impedance control, optimal package pins assignment and transmitter equalization. From the high-speed transmitter design example, co-design can reduce signal integrity problem, enhance its bandwidth, and improve high-speed electronic systems robustness.
Citation:
Meigen Shen, Li-Rong Zheng, Hannu Tenhunen, "Robustness Enhancement through Chip-Package Co-Design for High-Speed Electronics," isqed, pp.184-189, 5th International Symposium on Quality Electronic Design (ISQED'04), 2004