Automatic Generation of Standard Cell Library in VDSM Technologies

	This Article
	Subscribers, please Login Purchase article: $19 PDF IEEE Xplore Subscribers RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan/Endnote
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by Masanori Hashimoto Articles by Kazunori Fujimori Articles by Hidetoshi Onodera

5th International Symposium on Quality Electronic Design (ISQED'04)

San Jose, California

March 22-March 24

ISBN: 0-7695-2093-6

	ASCII Text	x
	Masanori Hashimoto, Kazunori Fujimori, Hidetoshi Onodera, "Automatic Generation of Standard Cell Library in VDSM Technologies," Quality Electronic Design, International Symposium on, pp. 36-41, 5th International Symposium on Quality Electronic Design (ISQED'04), 2004.

	BibTex	x
	@article{ 10.1109/ISQED.2004.1283647, author = {Masanori Hashimoto and Kazunori Fujimori and Hidetoshi Onodera}, title = {Automatic Generation of Standard Cell Library in VDSM Technologies}, journal ={Quality Electronic Design, International Symposium on}, volume = {0}, year = {2004}, issn = {2003116307}, pages = {36-41}, doi = {http://doi.ieeecomputersociety.org/10.1109/ISQED.2004.1283647}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - Quality Electronic Design, International Symposium on TI - Automatic Generation of Standard Cell Library in VDSM Technologies SN - 2003116307 SP36 EP41 A1 - Masanori Hashimoto, A1 - Kazunori Fujimori, A1 - Hidetoshi Onodera, PY - 2004 KW - null VL - 0 JA - Quality Electronic Design, International Symposium on ER -

Masanori Hashimoto, Kyoto University

Kazunori Fujimori, Kyoto University

Hidetoshi Onodera, Kyoto University

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ISQED.2004.1283647

We developed standard cell libraries for three technologies ( 130, 180 and 350nm) using an automatic layout generation tool that we have developed. The automatic layout generation tool is improved so as to cope with phase shift mask and mismatch between transistor pitch and wire pitch, which appear commonly in VDSM technologies. The developed libraries are as competitive as manually-designed libraries in layout density and speed. The libraries are currently public to educational organizations in Japan after we verified the functionalities of all cells and the speed of basic combinational cells on the fabricated chips.

Citation:

Masanori Hashimoto, Kazunori Fujimori, Hidetoshi Onodera, "Automatic Generation of Standard Cell Library in VDSM Technologies," isqed, pp.36-41, 5th International Symposium on Quality Electronic Design (ISQED'04), 2004

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.