loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Fourth International Symposium on Quality Electronic Design
On-Chip Interconnect Inductance - Friend or Foe (Invited)
San Jose, California
March 24-March 26
ISBN: 0-7695-1881-8
S. Simon Wong, Stanford University
Patrick Yue, Stanford University
Richard Chang, Stanford University
So-Young Kim, Stanford University
Bendik Kleveland, Stanford University
Frank O?Mahony, Stanford University
Inductance associated with on-chip wires can no longer be ignored as chip operation frequencies increase into GHz regime. Because the magnetic field propagates a very long range, the extraction of wire inductance is not just dependent on the immediate neighboring environment. This paper discusses the various difficulties of extracting inductance of randomly placed wires in a typical chip environment. With dedicated return path, the wire inductance can be controlled and benefit the design of high-speed circuits. Specific examples are illustrated.
Citation:
S. Simon Wong, Patrick Yue, Richard Chang, So-Young Kim, Bendik Kleveland, Frank O?Mahony, "On-Chip Interconnect Inductance - Friend or Foe (Invited)," isqed, pp.389, Fourth International Symposium on Quality Electronic Design, 2003
Usage of this product signifies your acceptance of the Terms of Use.