PDL: A New Physical Synthesis Methodology

	This Article
	Subscribers, please Login Purchase article: $19 PDF IEEE Xplore Subscribers RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan/Endnote
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by Toshiyuki Shibuya Articles by Rajeev Murgai Articles by Tadashi Konno Articles by Kazuhiro Emi Articles by Kaoru Kawamura

Fourth International Symposium on Quality Electronic Design

San Jose, California

March 24-March 26

ISBN: 0-7695-1881-8

	ASCII Text	x
	Toshiyuki Shibuya, Rajeev Murgai, Tadashi Konno, Kazuhiro Emi, Kaoru Kawamura, "PDL: A New Physical Synthesis Methodology," Quality Electronic Design, International Symposium on, pp. 348, Fourth International Symposium on Quality Electronic Design, 2003.

	BibTex	x
	@article{ 10.1109/ISQED.2003.1194757, author = {Toshiyuki Shibuya and Rajeev Murgai and Tadashi Konno and Kazuhiro Emi and Kaoru Kawamura}, title = {PDL: A New Physical Synthesis Methodology}, journal ={Quality Electronic Design, International Symposium on}, volume = {0}, year = {2003}, isbn = {0-7695-1881-8}, pages = {348}, doi = {http://doi.ieeecomputersociety.org/10.1109/ISQED.2003.1194757}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - Quality Electronic Design, International Symposium on TI - PDL: A New Physical Synthesis Methodology SN - 0-7695-1881-8 SP EP A1 - Toshiyuki Shibuya, A1 - Rajeev Murgai, A1 - Tadashi Konno, A1 - Kazuhiro Emi, A1 - Kaoru Kawamura, PY - 2003 KW - null VL - 0 JA - Quality Electronic Design, International Symposium on ER -

Toshiyuki Shibuya, Fujitsu Laboratories LTD.

Rajeev Murgai, Fujitsu Laboratories of America, Inc.

Tadashi Konno, Fujitsu LTD.

Kazuhiro Emi, Fujitsu LSI Technology LTD.

Kaoru Kawamura, Fujitsu Laboratories LTD.

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ISQED.2003.1194757

In this paper, we propose a new physical synthesis methodology, PDL, which relaxes the timing constraints to obtain best optimality in terms of layout quality and timing quality. It provides a common database for delay calculation, logic optimization, placement, and routing tools so that they can work and interact closely. We present results on industrial circuits showing the efficacy of this methodology.

Citation:

Toshiyuki Shibuya, Rajeev Murgai, Tadashi Konno, Kazuhiro Emi, Kaoru Kawamura, "PDL: A New Physical Synthesis Methodology," isqed, pp.348, Fourth International Symposium on Quality Electronic Design, 2003

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.