loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
International Symposium on Quality Electronic Design (ISQED '01)
Scaling-Induced Reductions in CMOS Reliability Margins and the Escalating Need for Increased Design-In Reliability Efforts
San Jose, California
March 26-March 28
ISBN: 0-7695-1025-6
J.W. McPherson, Texas Instruments, Inc.
Scaling, for enhanced performance and cost reduction reasons, has pushed existing CMOS materials much closer to their intrinsic reliability limits. Future robust designs will require a strong team effort whereby the design engineer must clearly understand the process variability and its impact on reliability. This strong team effort, between design and process, will become critically important as the industry is seeking to replace the very materials that has made the industry so successful: Si substrates, SiO2 gate-dielectric, Al-based metallization and SiO2 interconnect-dielectrics.
Citation:
J.W. McPherson, "Scaling-Induced Reductions in CMOS Reliability Margins and the Escalating Need for Increased Design-In Reliability Efforts," isqed, pp.123, International Symposium on Quality Electronic Design (ISQED '01), 2001
Usage of this product signifies your acceptance of the Terms of Use.