loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
First International Symposium on Quality of Electronic Design
Combining Advanced Process Technology and Design for Systems Level Integration
San Jose, California
March 20-March 22
ISBN: 0-7695-0525-2
Ana Hunter, Chartered Semiconductor Manufacturing Ltd
Ck Lau, Chartered Semiconductor Manufacturing Ltd
John Martin, Chartered Semiconductor Manufacturing Ltd
Recent advances in process and integration are enabling systems level integration for numerous applications. The quality of the systems depends directly on the quality of the processes and effectiveness of the process integration, and on the quality of the designs and libraries employed, as well as on the completeness and accuracy of the models used to link the process and designs. Unit process and process module quality is ensured through the use of designed experimentation, margin analysis, and statistical capability measurement.The link between the processes and the libraries and designs is formed through such models as SPICE and interconnect, with quality implications associated with the extraction and implementation. GDSII algorithms to incorporate process specific post layout features such as OPC and fill patterns for CMP planarization are integrated into the CAD flow prior to final verification, reticle manufacturing and silicon prototyping. Foundry specific challenges in providing process and library elements include multiple design flows, tool providers and library suppliers. Examples of approaches to quality designs, processes and systems are presented using advanced cores and systems level integration.
Citation:
Ana Hunter, Ck Lau, John Martin, "Combining Advanced Process Technology and Design for Systems Level Integration," isqed, pp.245, First International Symposium on Quality of Electronic Design, 2000
Usage of this product signifies your acceptance of the Terms of Use.