Hardware-based Power Management for Real-Time Applications

	This Article
	Subscribers, please Login Purchase article: $19 PDF IEEE Xplore Subscribers RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan/Endnote
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by Sascha Uhrig Articles by Theo Ungerer

Second International Symposium on Parallel and Distributed Computing

Ljubljana, Slovenia

October 13-October 14

ISBN: 0-7695-2069-3

	ASCII Text	x
	Sascha Uhrig, Theo Ungerer, "Hardware-based Power Management for Real-Time Applications," Parallel and Distributed Computing, International Symposium on, pp. 258, Second International Symposium on Parallel and Distributed Computing, 2003.

	BibTex	x
	@article{ 10.1109/ISPDC.2003.1267672, author = {Sascha Uhrig and Theo Ungerer}, title = {Hardware-based Power Management for Real-Time Applications}, journal ={Parallel and Distributed Computing, International Symposium on}, volume = {0}, year = {2003}, isbn = {0-7695-2069-3 }, pages = {258}, doi = {http://doi.ieeecomputersociety.org/10.1109/ISPDC.2003.1267672}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - Parallel and Distributed Computing, International Symposium on TI - Hardware-based Power Management for Real-Time Applications SN - 0-7695-2069-3 SP EP A1 - Sascha Uhrig, A1 - Theo Ungerer, PY - 2003 KW - power-aware program execution KW - frequency adjustment KW - dynamic voltage scaling KW - real-time scheduling KW - multithreading VL - 0 JA - Parallel and Distributed Computing, International Symposium on ER -

Sascha Uhrig, University of Augsburg

Theo Ungerer, University of Augsburg

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ISPDC.2003.1267672

This paper presents a new power management technique integrated into a multithreaded microcontroller with built-in real-time scheduling schemes. Power management is done by hardware based on the Guaranteed Percentage scheduling scheme. The applied power saving mechanisms are frequency reduction, dynamic voltage scaling and pipeline gating. Our evaluation showed that for a given workload with an average processor utilization of 22.6% and a frequent change of utilization in the range of 0% to 58% energy consumption could be reduced to 12.7% of the energy required by a system running at top speed.

Index Terms:

power-aware program execution, frequency adjustment, dynamic voltage scaling, real-time scheduling, multithreading

Citation:

Sascha Uhrig, Theo Ungerer, "Hardware-based Power Management for Real-Time Applications," ispdc, pp.258, Second International Symposium on Parallel and Distributed Computing, 2003

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.