The Affect of Cache to Speedup Models

	This Article
	Subscribers, please Login Purchase article: $19 PDF IEEE Xplore Subscribers RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan/Endnote
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by Xue Yibo Articles by Chen Lan Articles by Han Chengde

1996 International Symposium on Parallel Architectures, Algorithms and Networks (ISPAN '96)

Beijing, CHINA

June 12-June 14

ISBN: 0-8186-7460-1

	ASCII Text	x
	Xue Yibo, Chen Lan, Han Chengde, "The Affect of Cache to Speedup Models," Parallel Architectures, Algorithms, and Networks, International Symposium on, pp. 262, 1996 International Symposium on Parallel Architectures, Algorithms and Networks (ISPAN '96), 1996.

	BibTex	x
	@article{ 10.1109/ISPAN.1996.508991, author = {Xue Yibo and Chen Lan and Han Chengde}, title = {The Affect of Cache to Speedup Models}, journal ={Parallel Architectures, Algorithms, and Networks, International Symposium on}, volume = {0}, year = {1996}, issn = {1087-4089}, pages = {262}, doi = {http://doi.ieeecomputersociety.org/10.1109/ISPAN.1996.508991}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - Parallel Architectures, Algorithms, and Networks, International Symposium on TI - The Affect of Cache to Speedup Models SN - 1087-4089 SP EP A1 - Xue Yibo, A1 - Chen Lan, A1 - Han Chengde, PY - 1996 KW - speedup KW - cache KW - performance evaluation VL - 0 JA - Parallel Architectures, Algorithms, and Networks, International Symposium on ER -

Xue Yibo, Institute of Computing Technology, Academia Sinica

Chen Lan, Institute of Computing Technology, Academia Sinica

Han Chengde, Institute of Computing Technology, Academia Sinica

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ISPAN.1996.508991

Speedup is usually used to reflect the effect of parallel processing systems. But the existed speedup models do not consider about the affect of cache, so the affect of cache to several speedup models is analysed in this paper.

Index Terms:

speedup, cache, performance evaluation

Citation:

Xue Yibo, Chen Lan, Han Chengde, "The Affect of Cache to Speedup Models," ispan, pp.262, 1996 International Symposium on Parallel Architectures, Algorithms and Networks (ISPAN '96), 1996

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.