loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
1996 International Symposium on Parallel Architectures, Algorithms and Networks (ISPAN '96)
Eliminating Conditional Branches for Enhancing Instruction Level Parallelism in VLIW Compiler
Beijing, CHINA
June 12-June 14
ISBN: 0-8186-7460-1
In VLIW (Very Long Instruction Word) compiler, one of the most important issue is how to handle conditional branches, because control dependences are caused by conditional branches and limit the scope of scheduling.This paper proposes the efficient method of eliminating conditional branches. We use SSA (Static Single Assignment)information for preserving semantics. By using our methods, global scheduling techqnies can be processed more efficiently and simply. We utilized phi-functions aggressively, thus computations for code motion are not required. We don't need complex hardware support. Our scheme also makes the performance independent on the result of branch outcomes.
Index Terms:
VLIW, Superscalar, Compiler, Conditional Branches, Instruction Level Parallelism
Citation:
Seong-Uk Choi, Sung-Soon Park, Myong-Soon Park, "Eliminating Conditional Branches for Enhancing Instruction Level Parallelism in VLIW Compiler," ispan, pp.193, 1996 International Symposium on Parallel Architectures, Algorithms and Networks (ISPAN '96), 1996
Usage of this product signifies your acceptance of the Terms of Use.