Efficient Bridging Fault Simulation of Sequential Circuits Based on Multi-Valued Logics

I
ISMVL
2002
32nd International Symposium on Multiple-Valued Logic (ISMVL'02)
Abstract - Efficient Bridging Fault Simulation of Sequential Circuits Based on Multi-Valued Logics

	This Article
	Subscribers, please Login Purchase article: $19 PDF IEEE Xplore Subscribers RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by Ilia Polian Articles by Piet Engelke Articles by Bernd Becker

32nd International Symposium on Multiple-Valued Logic (ISMVL'02)

Boston, Massachusetts

May 15-May 18

ISBN: 0-7695-1462-6

	ASCII Text	x
	Ilia Polian, Piet Engelke, Bernd Becker, "Efficient Bridging Fault Simulation of Sequential Circuits Based on Multi-Valued Logics," Multiple-Valued Logic, IEEE International Symposium on, pp. 216, 32nd International Symposium on Multiple-Valued Logic (ISMVL'02), 2002.

	BibTex	x
	@article{ 10.1109/ISMVL.2002.1011092, author = {Ilia Polian and Piet Engelke and Bernd Becker}, title = {Efficient Bridging Fault Simulation of Sequential Circuits Based on Multi-Valued Logics}, journal ={Multiple-Valued Logic, IEEE International Symposium on}, volume = {0}, year = {2002}, issn = {0195-623X}, pages = {216}, doi = {http://doi.ieeecomputersociety.org/10.1109/ISMVL.2002.1011092}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - Multiple-Valued Logic, IEEE International Symposium on TI - Efficient Bridging Fault Simulation of Sequential Circuits Based on Multi-Valued Logics SN - 0195-623X SP EP A1 - Ilia Polian, A1 - Piet Engelke, A1 - Bernd Becker, PY - 2002 KW - Bridging faults KW - Voting models KW - Fault simulation VL - 0 JA - Multiple-Valued Logic, IEEE International Symposium on ER -

Ilia Polian, Albert-Ludwigs-University

Piet Engelke, Albert-Ludwigs-University

Bernd Becker, Albert-Ludwigs-University

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ISMVL.2002.1011092

We present the concept of a multi-valued logic simulator for bridging faults in sequential circuits. Different models for the handling of intermediate values in flip-flops on the digital design level can be integrated and result in an Expected realistic behavior area for bridging faults. Several experimental results are given to underline properties and advantages of the simulation technique.

Index Terms:

Bridging faults, Voting models, Fault simulation

Citation:

Ilia Polian, Piet Engelke, Bernd Becker, "Efficient Bridging Fault Simulation of Sequential Circuits Based on Multi-Valued Logics," ismvl, pp.216, 32nd International Symposium on Multiple-Valued Logic (ISMVL'02), 2002

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.